



VFTV010R013NA

Datasheet

General Description

The VFTV010R013NA is high voltage MOSFET utilizes charge balance technology to achieve outstanding low on-resistance and lower gate charge. It is engineered to minimize conduction loss, provide superior switching performance and robust avalanche capability. The VFTV010R013NA is optimized for extreme switching performance to minimize switching loss. It is tailored for high power density applications to meet the highest efficiency standards.

Symbol




Figure 1 Symbol of VFTV010R013NA

Features

- $R_{DS(ON)_{max}} = 1.3m\Omega @ V_{GS} = 10V$
- Surface-mounted package
- Advanced trench cell design
- 100% UIS and Rg Tested

Application

- Battery Management System
- Machine Tool
- High Power inverter system

Package Type




Figure 2 Package Type of VFTV010R013NA

Ordering Information

Product Name	Package
VFTV010R013NA	TOLL

1.3m Ω , 100V, N-Channel Power MOSFET

VFTV010R013NA

Absolute Maximum Ratings ($T_J = 25^\circ\text{C}$, unless otherwise specified)

Parameter		Symbol	Rating	Unit
Drain-Source Voltage		V_{DS}	100	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current ^{Note 1}	$T_C = 25^\circ\text{C}$	I_D	395	A
	$T_C = 100^\circ\text{C}$		250	
Pulsed Drain Current Tested	$T_C = 25^\circ\text{C}$	I_{DM}	987	A
Continuous Diode Forward Current	$T_C = 25^\circ\text{C}$	I_S	85	A
Max Power Dissipation	$T_C = 25^\circ\text{C}$	P_D	313	W
	$T_C = 100^\circ\text{C}$		125	
Continuous Drain Current ^{Note 2}	$T_A = 25^\circ\text{C}$	I_D	40	A
	$T_A = 70^\circ\text{C}$		32	
Max Power Dissipation ^{Note 2}	$T_A = 25^\circ\text{C}$	P_D	3.1	W
	$T_A = 70^\circ\text{C}$		2	
Avalanche Current, Single pulse ^{Note 3}	$L = 0.1\text{mH}$	I_{AS}	100	A
	$L = 0.5\text{mH}$		55	
Avalanche Energy, Single Pulse ^{Note 3}	$L = 0.1\text{mH}$	E_{AS}	500	mJ
	$L = 0.5\text{mH}$		152	
Max Junction temperature		T_J	150	$^\circ\text{C}$
Storage Temperature Range		T_{STG}	-55 to 150	

Thermal Resistance

Parameter	Symbol	Min	Typ	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		0.4		$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient ^{Note 2}	$R_{\theta JA}$		40		

Notes:

- 1) Max. current is limited by max. junction temperature.
- 2) Surface Mounted on 1in² FR-4 board with 1oz
- 3) UIS tested and pulse width are limited by maximum junction temperature 150 $^\circ\text{C}$

1.3m Ω , 100V, N-Channel Power MOSFET
VFTV010R013NA
Electrical Characteristics($T_J = 25\text{ }^{\circ}\text{C}$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Statistic Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250uA	100			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =80V, V _{GS} =0V			1	uA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V			±100	nA
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} =V _{GS} , I _D =250uA	2.0		4.0	V
Static Drain-Source On-Resistance ^{Note4}	R _{DS(ON)}	V _{GS} =10V, I _D =30A		1.05	1.3	mΩ
Forward Transconductance	g _{fs}	V _{DS} =5V, I _{DS} =50A		108		S
Gate Resistance	R _G	V _{GS} =0V, V _{DS} =0V Freq=1MHz		1.7		Ω
Dynamic Characteristics						
Input Capacitance	C _{ISS}	V _{DS} =50V		13000		pF
Output Capacitance	C _{OSS}	V _{GS} =0V		2147		
Reverse Transfer Capacitance	C _{RSS}	f=1MHz		398		
Turn-on Delay Time	t _{d(on)}	V _{DS} =50V		27.7		ns
Turn-on Rise Time	t _r	I _{DS} =1A		21.5		
Turn-off Delay Time	t _{d(off)}	R _{GEN} =1Ω		89.6		
Turn-off Fall Time	t _f	V _{GEN} =10V		96.8		
Gate Charge Characteristics						
Gate to Source Charge	Q _{gs}	V _{GS} =10V		70.2		nC
Gate to Drain Charge	Q _{gd}	V _{DS} =50V		65.7		
Gate Charge Total	Q _g	I _D =100A		231		
Reverse Diode Characteristics						
Diode Forward Voltage ^{Note5}	V _{SD}	V _{GS} =0V, I _{SD} =30A		0.75	1.1	V
Reverse Recovery Time	t _{rr}	I _{DS} =30A,V _{GS} =0V		120		ns
Reverse Recovery Charge	Q _{rr}	di/dt=100A/us		400		nC

4) Pulse test (pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$)

5) Guaranteed by design, not subject to production testing.

Typical Performance Characteristics

Figure 3: Output Characteristics




Figure 4: On-State Resistance vs I_D




Figure 5: On-State Resistance vs V_{GS}




Figure 6: Gate Threshold Voltage








Figure 7: Drain-Source On-State Resistance

Figure 8: Source-Drain Diode Forward

Figure 9: Typ. Capacitances

Figure 10: Gate Charge Characteristics







Figure 11: Power Dissipation

Figure 12: Drain Current

Figure 13: Transfer Characteristics

Figure 14: Safe Operating Area


Figure 15: $R_{\theta JC}$ Transient Thermal Impedance


NOTICE

Hangzhou VMD Semiconductor Co., Ltd (VMD) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to VMD's terms and conditions supplied at the time of order acknowledgement.

VMD, its affiliates, agents, and employees, and all persons acting on its or their behalf, disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product. VMD disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify VMD's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

VMD warrants performance of its hardware products to the specifications at the time of sale, testing, reliability and quality control are used to the extent VMD deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

VMD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using VMD's components. To minimize risk, customers must provide adequate design and operating safeguards.

VMD does not warrant or convey any license to any intellectual property rights either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in VMD's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice.

VMD is not responsible or liable for such altered documentation. Resale of VMD's products with statements different from or beyond the parameters stated by VMD for that product or service voids all express or implied warranties for the associated VMD product or service and is an unfair and deceptive business practice.

All Rights Reserved.



Via-Media Semiconductor Limited Company

<http://www.vmdsemi.com>

Main Sites:

- Headquarters

Hangzhou Via-Media Semiconductor Co., LTD.
1305-1306, Building 71, No. 90, Wensan Road, Xihu
District, Hangzhou, Zhejiang Province, P.R. China
Tel: +86-0571-8515 0563

- Chengdu Office

Chengdu Winhi Semiconductor Co., LTD.
Floor 15, Building 5, No. 171, Hele 2nd Street,
Chengdu, Sichuan Province, P.R. China
Tel: +86-028-8505 0771

- Shanghai

Shanghai R&D Center.
1506~1508, Xinyin Building, 888 Yishan Road,
Shanghai, P.R of China
Tel: +86-021-54201999

- Shenzhen

Shenzhen Sales Center.
17B, No.1 Phoenix Building, 2008 Shennan Road,
Shenzhen, P.R of China
Tel: +86-0755-82570682

- Xi'an

Xi'an R&D Center
1703B, Building A, Greenland Center, Jinye Road,
High-Tech Zone, Xi'an, Shaanxi, P.R of China